



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/726,386	12/01/2000	Naoto Horiguchi	001497	1274

23850 7590 11/13/2003

ARMSTRONG, KRATZ, QUINTOS, HANSON & BROOKS, LLP
1725 K STREET, NW
SUITE 1000
WASHINGTON, DC 20006

EXAMINER

TRAN, THIEN F

ART UNIT PAPER NUMBER

2811

DATE MAILED: 11/13/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/726,386

Applicant(s)

HORIGUCHI ET AL.

Examiner

Thien F Tran

Art Unit

2811

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☐ Responsive to communication(s) filed on ____.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-14 is/are pending in the application.
- 4a) Of the above claim(s) 4-11 is/are withdrawn from consideration.
- 5) ☐ Claim(s) ____ is/are allowed.
- 6) ☒ Claim(s) 1-3 and 12-14 is/are rejected.
- 7) ☐ Claim(s) ____ is/are objected to.
- 8) ☐ Claim(s) ____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on ____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. §§ 119 and 120

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. ____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.
- 13) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application) since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.
- a) ☐ The translation of the foreign language provisional application has been received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121 since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.

Attachment(s)

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) ____.
- 4) ☐ Interview Summary (PTO-413) Paper No(s) ____.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____

DETAILED ACTION***Continued Examination Under 37 CFR 1.114***

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 08/29/2003 has been entered.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1, 3 and 12-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Park (USPN 5,770,877) in view of Hu et al. (USPN 5,511,020).

Park discloses a semiconductor memory (Fig. 11i) comprising a semiconductor substrate 10; a tunneling insulating film 16 formed on a partial surface area of said semiconductor substrate, said tunneling insulating film having a thinness enough to transmit carriers therethrough by a tunneling phenomenon (Fowler-Nordheim tunneling); a floating gate electrode 13 formed on said tunneling insulating film; a gate insulating film (16, 17) covering a side wall of said floating gate electrode and a partial surface area of said semiconductor substrate on both sides of said floating gate electrode,

Art Unit: 2811

wherein said gate insulating film has a thickness which is thicker than the tunneling insulating film 16 so it is inherent that carriers are not allowed to transmit therethrough by the direct tunneling phenomenon; a first control gate electrode 12 disposed on said gate insulating film over the side wall of said floating gate electrode and over a partial surface area of said semiconductor substrate on both sides of said floating gate electrode; and a pair of impurity doped regions 14 formed in a surface layer of said semiconductor substrate on both sides of a gate structure including said floating gate electrode and said first control gate electrode, wherein a surface layer of said semiconductor substrate under said first control gate electrode 12 has a conductivity (p type 10) opposite to that of said impurity doped regions (n type 14).

Park does not disclose the tunneling insulating film 16 having a thickness thin enough to transmit carriers therethrough by a direct tunneling phenomenon. Hu et al. discloses a nonvolatile memory device (Fig. 1) having a thin direct tunneling dielectric 102 with a thickness between 1.5 nm and 5 nm. It would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify the memory device of Park having a thin direct tunneling insulating film as taught by Hu et al., wherein the thin dielectric tunneling insulating film has a thickness between 1.5 to 5 nm in order to provide a memory device having a high density, increased write/erase speed, and increased endurance. As a result, the thin direct tunneling insulating film allows carriers therethrough by a direct tunneling phenomenon.

Regarding claim 3, Park further discloses a dielectric film 17 formed on an upper surface of said floating gate electrode, said dielectric film having a conventional

Art Unit: 2811

thickness not allowing carriers to transmit therethrough by the direct tunneling phenomenon; and a second control gate electrode (a portion of the word line 12 on the floating gate electrode 13) formed on said dielectric film and electrically connected to said first control gate electrode (a portion of the word line 12 over a partial surface area of said semiconductor substrate on both sides of said floating gate electrode), said second control gate electrode and said floating gate electrode constituting a capacitor, wherein said first control gate electrode is formed on said gate insulating film also over a side wall of said second control gate electrode.

Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Park (USPN 5,770,877) in view of Hu et al. (USPN 5,511,020) as applied to claim 1 above, and further in view of Shigyo (USPN 6,222,224).

Park in view of Hu et al. as described above do not explicitly disclose materials of said floating gate electrode and a channel region between said pair of impurity doped regions being selected so that a Fermi level of said floating gate electrode is in a forbidden band (band gap) of the channel region when an external voltage is not applied between the channel region and said first control gate electrode. Shigyo discloses a semiconductor memory (Figs. 1A-1C) comprising a channel region 27 and a floating gate electrode 11 made of materials that provide a Fermi level at substantially the center of the band gap of the channel region (see Fig. 7 and col. 8, lines 39-50). It would have been obvious to a person having ordinary skill in the art at the time the invention was made to form the floating gate electrode and the channel region of materials as taught by Shigyo in order to provide a Fermi level at substantially the

Art Unit: 2811

center of the band gap of the channel region and increase the reliability of the memory. Since the modified Park provides the claimed structure having the materials that provide the Fermi level of the floating gate electrode in a forbidden band as claimed, it is inherent that a Fermi level of the floating gate electrode is obtained in a forbidden band of the channel region when an external voltage is not applied between the channel region and the first control gate electrode.

Response to Arguments

Applicant's arguments filed 07/28/2003 have been fully considered but they are not persuasive. Applicant cites column 2, lines 36-46 in the background of the invention of Park reference that disclosed electrons in the floating gate being emitted from the floating gate when data is erased from the cell and using Fig. 9 with the floating gate 13 being apart from the source 14 to come to a conclusion that electrons accumulated in the floating gate 13 can be prevented from being emitted to the source. The examiner respectfully disagrees with the remark. It is not true that Park's teaching is to prevent electrons accumulated in the floating gate from being emitted. If electrons are prevented from being emitted in Park reference as alleged by applicant, then the electrons will always remain in the floating gate and the memory cell in Park reference cannot be erased which contradicts to what is being taught in column 14 of Park reference. Lines 21-25 in Park clearly states the electrons stored in floating gate 13 are emitted to the substrate. Therefore, incorporation of the thin direct tunneling of Hu into Park would not contradict or against Park because Park clearly teaches electrons are emitted from the floating gate during data erasure.

Art Unit: 2811


Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thien F Tran whose telephone number is (703) 308-4108. The examiner can normally be reached on 8:30AM - 5:00PM Monday through Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie C Lee can be reached on (703) 308-1690. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9318.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

tt
November 10, 2003


Thien F Tran
Primary Examiner